

LTC2195, LTC2194, LTC2193, LTC2192, LTC2191, LTC2190, LTC2271 16-Bit, 20Msps to 125Msps Dual ADCs

DESCRIPTION

Demonstration circuit 1763A supports a family of 16-Bit 20Msps to 125Msps ADCs. Each assembly features one of the following devices: [LTC[®]2195](#), [LTC2194](#), [LTC2193](#), [LTC2192](#), [LTC2191](#), [LTC2190](#), [LTC2271](#) high speed, dual ADCs.

The versions of the 1763A demo board are listed in Table 1. Depending on the required resolution and sample rate,

the DC1763A is supplied with the appropriate ADC. The circuitry on the analog inputs is optimized for analog input frequencies from 5MHz to 140MHz. Refer to the data sheet for proper input networks for different input frequencies.

Design files for this circuit board are available at <http://www.linear.com/demo/DC1763A>

LT, LT, LTC, LTM, μ Module, Linear Technology and the Linear logo are registered trademarks and PScope is a trademark of Linear Technology Corporation. All other trademarks are the property of their respective owners.

Table 1. DC1763A Variants

DC1763A VARIANTS	ADC PART NUMBER	RESOLUTION	MAXIMUM SAMPLE RATE	INPUT FREQUENCY
1763A-A	LTC2195	16-Bit	125Msps	5MHz to 140MHz
1763A-B	LTC2194	16-Bit	105Msps	5MHz to 140MHz
1763A-C	LTC2193	16-Bit	80Msps	5MHz to 140MHz
1763A-D	LTC2192	16-Bit	65Msps	5MHz to 140MHz
1763A-E	LTC2191	16-Bit	40Msps	5MHz to 140MHz
1763A-F	LTC2190	16-Bit	25Msps	5MHz to 140MHz
1763A-G	LTC2271	16-Bit	20Msps	5MHz to 140MHz

PERFORMANCE SUMMARY (T_A = 25°C)

PARAMETER	CONDITIONS	MIN	TYP	MAX	UNITS
Supply Voltage – DC1763A	Depending on Sampling Rate and the A/D Converter Provided, this Supply Must Provide up to 500mA.	3	3.6	6	V
Analog Input Range	Depending on SENSE Pin Voltage	1		2	V _{P-P}
Logic Input Voltages	Minimum Logic High Maximum Logic Low		1.3 0.6		V V
Logic Output Voltages (Differential)	Nominal Logic Levels (100 Ω Load, 3.5mA Mode) Common Mode Minimum Logic Levels (100 Ω Load, 3.5mA Mode) Common Mode		350 1.25 247 1.25		mV V mV V
Sampling Frequency (Convert Clock Frequency)			See Table 1		
Encode Clock Level	Single-Ended Encode Mode (ENC ⁻ Tied to GND) Differential Encode Mode (ENC ⁻ Not Tied to GND)	0 0.2		3.6 3.6	V V
Resolution			See Table 1		
Input Frequency Range			See Table 1		
SFDR			See Applicable Data Sheet		
SNR			See Applicable Data Sheet		

DEMO MANUAL DC1763A

QUICK START PROCEDURE

Demonstration circuit 1763A is easy to set up to evaluate the performance of the LTC2195 A/D converter family. Refer to Figure 1 for proper measurement equipment setup and follow the procedure below:

Setup

If a DC1371 PStache Data Acquisition and Collection System was supplied with the DC1763A demonstration circuit, follow the DC1371 Quick Start Guide to install the required software and for connecting the DC1371 to the DC1763A and to a PC.

DC1763A Demonstration Circuit Board Jumpers

The DC1763 demonstration circuit board should have the following jumper settings as default positions: (as per Figure 1)

JP13: PAR/SER : Selects parallel or serial programming mode. (Default: serial)

Optional Jumpers:

JP5: ILVDS: Selects either 1.75mA or 3.5mA of output current for the LVDS drivers. (Default: 3.5mA)

JP15: SHDN: Enables and disables the LTC2195. (Default: SHDN)

JP2: WP: Enable/Disables write protect for the EEPROM. (Default: EN)

JP14/JP8: LANE/TERM: Two bits that select between one, two and four lanes.

JP14 – LANE	JP8 TERM	NUMBER OF LANES
2	DIS	2
2	EN	4
1	DIS	1
1	EN	Not Used

(Default: JP8: EN, JP14: 1)




Figure 1. Demo Board Setup

QUICK START PROCEDURE

Notes:

1. The DC1371 does not support 1- or 4-lane operation.
2. Optional jumper should be left open to ensure proper serial configuration.
3. In the first revision of this demo board the jumpers were mislabeled. For boards labeled with a Rev 1 use the following jumper positions:
 - a. JP8: Term: Selects either 1.75mA or 3.5mA of output current for the LVDS drivers. (Default: 3.5mA)
 - b. JP14/JP5: ILVDS/LANE: Two bits that select between one, two and four lanes.

JP14 – ILVDS	JP5 LANE	NUMBER OF LANES
3.5mA	2	2
3.5mA	1	1
1.75mA	2	4
1.75mA	1	Not Used

Applying Power and Signals to the DC1763A Demonstration Circuit

If a DC1371 is used to acquire data from the DC1763A, the DC1371 must FIRST be connected to a powered USB port and have 5V applied BEFORE applying 3.0V to 6V across the pins marked V⁺ and GND on the DC1763A. DC1763A requires 3.6V for proper operation.

Regulators on the board produce the voltages required for the ADC. The DC1763A demonstration circuit requires up to 500mA depending on the sampling rate and the A/D converter supplied.

The DC1763A should not be removed, or connected to the DC1371 while power is applied.

Analog Input Network

For optimal distortion and noise performance the RC network on the analog inputs may need to be optimized for different analog input frequencies. For input frequencies above 140MHz, refer to the LTC2195 data sheet for a proper input network. Other input networks may be more appropriate for input frequencies less than 5MHz.

In almost all cases, filters will be required on both analog input and encode clock to provide data sheet SNR.

The filters should be located close to the inputs to avoid reflections from impedance discontinuities at the driven end of a long transmission line. Most filters do not present 50Ω outside the passband. In some cases, 3dB to 10dB pads may be required to obtain low distortion.

If your generator cannot deliver full-scale signals without distortion, you may benefit from a medium power amplifier based on a gallium arsenide gain block prior to the final filter. This is particularly true at higher frequencies where IC based operational amplifiers may be unable to deliver the combination of low noise figure and High IP3 point required. A high order filter can be used prior to this final amplifier, and a relatively lower Q filter used between the amplifier and the demo circuit.

Apply the analog input signal of interest to the SMA connectors on the DC1763A demonstration circuit board marked J3 AIN1 and J4 AIN2. These inputs correspond with channels one and two of the ADC respectively. These inputs are capacitively coupled to balun transformers ETC1-1-13 (lead free part number MABA007159-000000).

Encode Clock

NOTE: Apply an encode clock to the SMA connector on the DC1763A demonstration circuit board marked J12 CLK⁺. As a default the DC1763A is populated to have a single-ended input.

For the best noise performance, the encode clock must be driven with a very low jitter, square wave source. The amplitude should be large, up to 3V_{P-P} or 13dBm. When using a sinusoidal signal generator a squaring circuit can be used. Linear Technology also provides demo board DC1075 that divides a high frequency sine wave by four, producing a low jitter square wave for best results with the LTC2195. Using band pass filters on the clock and the analog input will improve the noise performance by reducing the wideband noise power of the signals. In the case of the DC1763A a band pass filter used for the clock should be used prior to the DC1075. Data sheet FFT plots are taken with 10-pole LC filters made by TTE (Los Angeles, CA) to suppress signal generator harmonics, non-harmonically related spurs and broadband noise. Low phase noise Agilent 8644B generators are used for both the clock input and the analog input.

QUICK START PROCEDURE

Digital Outputs

The data outputs, data clock, and frame clock signals are available on J1 of the DC1763A. This connector follows the VITA-57/FMC standard, but all signals should be verified when using an FMC carrier card other than the DC1371.

Software

The DC1371 is controlled by the PScope™ System Software provided or downloaded from the Linear Technology website at <http://www.linear.com/software/>.

To start the data collection software if PScope.exe, is installed (by default) in \Program Files\LTC\PScope\, double click the PScope icon or bring up the run window under the start menu and browse to the PScope directory and select PScope.

If the DC1763A demonstration circuit is properly connected to the DC1371, PScope should automatically detect the DC1763A, and configure itself accordingly. If everything is hooked up properly, powered and a suitable convert clock is present, clicking the Collect button should result in time and frequency plots displayed in the PScope window. Additional information and help for PScope is available in the DC1371 Quick Start Guide and in the online help available within the PScope program itself.

Serial Programming

PScope has the ability to program the DC1763A board serially through the DC1371. There are several options available in the LTC2195 family that are only available through serially programming. PScope allows all of these features to be tested.

These options are available by first clicking on the Set Demo Bd Options icon on the PScope toolbar (Figure 2).

This will bring up the menu shown in Figure 3.




Figure 2. PScope Toolbar




Figure 3. Demobd Configuration Options

QUICK START PROCEDURE

This menu allows any of the options available for the LTC2195 family to be programmed serially. The LTC2195 family has the following options:

Randomizer: Enables data output randomizer

- Off (Default): Disables data output randomizer
- On: Enables data output randomizer

Two's Complement: Enables two's complement mode

- Off (Default): Selects offset binary mode
- On: Selects two's complement mode

Sleep Mode: Selects between normal operation, sleep mode:

- Off (Default): Entire ADC is powered, and active
- On: The entire ADC is powered down.

Channel 1 Nap: Selects between normal operation and putting channel 1 in nap mode.

- Off (Default): Channel one is active
- On: Channel one is in nap mode

Channel 2 Nap: Selects between normal operation and putting channel 2 in nap mode.

- Off (Default): Channel two is active
- On: Channel two is in nap mode

Output Current: Selects the LVDS output drive current

- 1.75mA (Default): LVDS output driver current
- 2.1mA: LVDS output driver current
- 2.5mA: LVDS output driver current
- 3.0mA: LVDS output driver current
- 3.5mA: LVDS output driver current
- 4.0mA: LVDS output driver current
- 4.5mA: LVDS output driver current

Internal Termination: Enables LVDS internal termination

- Off (Default): Disables internal termination
- On: Enables internal termination

Outputs: Enables digital outputs

- Enabled (Default): Enables digital outputs
- Disabled: Disables digital outputs

Test Pattern: Selects digital output test patterns. The desired test pattern can be entered into the text boxes provided.

- Off (Default): ADC input data is displayed
- On: Test pattern is displayed.

Once the desired settings are selected hit OK and PScope will automatically update the register of the device on the DC1763A demo board.

DEMO MANUAL DC1763A

PARTS LIST


ITEM	QTY	REFERENCE	PART DESCRIPTION	MANUFACTURER/PART NUMBER
General BOM				
1	1	CN1	CAP, ARRAY, 0508 2.2 μ F 20% 4V X5R	AVX, W2L14D225MAT1A
2	11	C5, C7, C8, C9, C15, C16, C18, C28, C36, C48, C52	CAP, X5R, 0.1 μ F, 10V, 10% 0402	AVX, 0402ZD104KAT2A
3	1	C4	CAP, X5R, 1 μ F, 10V, 10% 0402	AVX, 0402ZD105KAT2A
4	1	C6	CAP, TANT., 100 μ F, 16V, 10% 6032	AVX, TPSC107K016R0200
5	3	C10, C53, C54	CAP, X7R, 1 μ F, 10V, 10% 0603	AVX, 0603ZC105KAT2A
6	1	C17	CAP, X5R, 2.2 μ F, 10V, 20% 0603	AVX, 0603ZD225MAT2A
7	2	C29, C37	CAP, X5R, 2.2 μ F 6.3V, 20% 0402	AVX, 04026D225MAT2A
8	7	C30, C38, C43-C47	CAP, X7R, 0.01 μ F, 16V, 10% 0402	AVX, 0402YC103KAT2A
9	4	C31, C32, C39, C40	CAP, COG, 8.2pF, 50V, 5% 0402	AVX, 04025A8R2JAT2A
10	1	C49	CAP, X7R, 0.01 μ F, 25V, 10% 0402	AVX, 04023C103KAT2A
11	1	C51	CAP, X5R, 4.7 μ F, 6.3V 20% 0603	AVX, 06036D475MAT2A
12	1	J1	BGA CONNECTOR, 40X10	SAMTEC, SEAM-40-02.0-S-10-2-A
13	6	JP2, JP5, JP8, JP13, JP14, JP15	HEADER, 3-PIN 0.079 SINGLE ROW	SAMTEC, TMM-103-02-L-S
14	2	J3, J4	CON., SMA 50 Ω , EDGE-LAUNCH	EF JOHNSON, 142-0701-851
15	2	J11, J12	CON., SMA JACK, STRAIGHT, THRU-HOLE	AMPHENOL CONNEX, 132134
16	2	L4, L5	INDUCTOR, 56nH 0603	MURATA, LQP18MN56NG02D
17	1	L7	FERRITE BEAD, 0603	MURATA, BLM18BB470SN1D
18	2	L9, L11	FERRITE BEAD, 1206	MURATA, BLM31PG330SN1L
19	2	R1, R63	RES., CHIP, 0 Ω 0402	YAGEO, RC0402FR-070RL
20	0	R2, R57-R59, R61, R62, R64, R65	OPT, RES, CHIP, 0402	
21	12	R4, R5, R10, R36, R102-R109	RES., CHIP, 10k, 1/16W, 5% 0402	YAGEO, RC0402JR-0710KL
22	2	R8, R92	RES., CHIP, 100 Ω , 1/16W, 1% 0402	YAGEO, RC0402FR-07100RL
23	6	R9, R11, R14, R72, R73, R74	RES., CHIP, 1k, 1/16W, 5% 0402	YAGEO, RC0402JR-071KL
24	1	R12	RES., CHIP, 31.6k, 1/16W, 1% 0402	YAGEO, RC0402FR-0731K6L
25	4	R26, R29, R39, R46	RES., CHIP, 64.9 Ω , 1/16W, 1% 0402	VISHAY, CRCW040264R9FKED
26	9	R30, R47, R56, R60, R95-R99	RES., CHIP, 100 Ω , 1/16W, 5% 0402	YAGEO, RC0402JR-07100RL
27	8	R31, R32, R33, R34, R48-R51	RES., CHIP, 10.0 Ω , 1/16W, 1% 0402	YAGEO, RC0402FR-0710RL
28	2	R35, R52	RES., CHIP, 86.6 Ω , 1/16W, 1%, 0402	YAGEO, RC0402FR-0786R6L
29	4	R37, R38, R53, R54	RES., CHIP, 86.6 Ω , 1/16W, 1% 0603	YAGEO, RC0603FR-0786R6L
30	2	R40, R41	RES., CHIP, 49.9 Ω , 1/16W, 1% 0402	YAGEO, RC0402FR-0749R9L
31	2	R42, R43	RES., CHIP, 5.1 Ω , 1/16W, 1% 0402	YAGEO, RC0402FR-075R1L
32	8	R110-R117	RES., CHIP, 33k, 1/16W, 1% 0402	YAGEO, RC0402FR-0733KL
33	3	TP1, TP6, TP7	TESTPOINT, TURRET, 0.094, PBF	MILL- MAX, 2501-2-00-80-00-00-07-0
34	3	T5, T9, T11	TRANSFORMER, RF~SMT~1:1BALUN	MACOM, MABA-007159-000000
35	2	T8, T10	TRANSFORMER, FLUX-COUPLED BALUN	MACOM, MABAES0060
36	1	U2	IC, LT1763CS8-1.8 S08	LINEAR TECH., LT1763CS8-1.8#PBF
37	1	U3	I.C. EEPROM 32KBIT 400kHz 8TSSOP	MICROCHIP, 24LC32A-I/ST
38	6	XJ2, XJ5, XJ8, XJ13, XJ14, XJ15	SHUNT, 0.079" CENTER	SAMTEC, 2SN-BK-G

PARTS LIST


ITEM	QTY	REFERENCE	PART DESCRIPTION	MANUFACTURER/PART NUMBER
DC1763A-A				
1	1		GENERAL BOM	DC1763A
2	2	C2, C3	CAP, X5R, 0.1µF, 10V, 10% 0402	AVX, 0402ZD104KAT2A
3	4	C25, C26, C33, C34	CAP, X7R, 0.01µF, 50V, 10% 0603	AVX, 06035C103KAT2A
4	2	C27, C35	CAP, COG, 4.7pF, 50V, 5% 0402	AVX, 04025A4R7JAT2A
5	1	U1	DUAL A/D CONVERTER	LINEAR TECH., LTC2195CUKG
DC1763A-B				
1	1		GENERAL BOM	DC1763A
2	2	C2, C3	CAP, X5R, 0.1µF, 10V, 10% 0402	AVX, 0402ZD104KAT2A
3	4	C25, C26, C33, C34	CAP, X7R, 0.01µF, 50V, 10% 0603	AVX, 06035C103KAT2A
4	2	C27, C35	CAP, COG, 4.7pF, 50V, 5% 0402	AVX, 04025A4R7JAT2A
5	1	U1	DUAL A/D CONVERTER	LINEAR TECH., LTC2194CUKG
DC1763A-C				
1	1		GENERAL BOM	DC1763A
2	2	C2, C3	CAP, X5R, 0.1µF, 10V, 10% 0402	AVX, 0402ZD104KAT2A
3	4	C25, C26, C33, C34	CAP, X7R, 0.01µF, 50V, 10% 0603	AVX, 06035C103KAT2A
4	2	C27, C35	CAP, COG, 4.7pF, 50V, 5% 0402	AVX, 04025A4R7JAT2A
5	1	U1	DUAL A/D CONVERTER	LINEAR TECH., LTC2193CUKG
DC1763A-D				
1	1		GENERAL BOM	DC1763A
2	2	C2, C3	CAP, X5R, 0.1µF, 10V, 10% 0402	AVX, 0402ZD104KAT2A
3	4	C25, C26, C33, C34	CAP, X7R, 0.01µF, 50V, 10% 0603	AVX, 06035C103KAT2A
4	2	C27, C35	CAP, COG, 4.7pF, 50V, 5% 0402	AVX, 04025A4R7JAT2A
5	1	U1	DUAL A/D CONVERTER	LINEAR TECH., LTC2192CUKG
DC1763A-E				
1	1		GENERAL BOM	DC1763A
2	2	C2, C3	CAP, X5R, 0.1µF, 10V, 10% 0402	AVX, 0402ZD104KAT2A
3	4	C25, C26, C33, C34	CAP, X7R, 0.01µF, 50V, 10% 0603	AVX, 06035C103KAT2A
4	2	C27, C35	CAP, COG, 4.7pF, 50V, 5% 0402	AVX, 04025A4R7JAT2A
5	1	U1	DUAL A/D CONVERTER	LINEAR TECH., LTC2191CUKG
DC1763A-F				
1	1		GENERAL BOM	DC1763A
2	2	C2, C3	CAP, X5R, 0.1µF, 10V, 10% 0402	AVX, 0402ZD104KAT2A
3	4	C25, C26, C33, C34	CAP, X7R, 0.01µF, 50V, 10% 0603	AVX, 06035C103KAT2A
4	2	C27, C35	CAP, COG, 4.7pF, 50V, 5% 0402	AVX, 04025A4R7JAT2A
5	1	U1	DUAL A/D CONVERTER	LINEAR TECH., LTC2190CUKG
DC1763A-G				
1	1		GENERAL BOM	DC1763A
2	2	C2, C3	CAP, 0402 1µF 20% 10V X5R	TDK C1005X5R1A105M
3	4	C25, C26, C33, C34	CAP, 0402 0.1µF 10% 10V X5R	TDK C1005X5R1A104K
4	2	C27, C35	CAP, 0402 10pF 5% 50V NPO	AVX 04025A100JAT2A
5	1	U1	DUAL A/D CONVERTER	LINEAR TECH., LTC2271CUKG

DEMO MANUAL DC1763A

SCHEMATIC DIAGRAM



SCHEMATIC DIAGRAM



<p>CUSTOMER NOTICE LINEAR TECHNOLOGY HAS MADE A BEST EFFORT TO DESIGN A DEMO BOARD TO MEET THE CUSTOMER'S REQUIREMENTS TO PROVIDE A FUNCTIONAL, COMPLETELY OPERATIONAL, AND TESTABLE DEMO BOARD TO EVALUATE THE PERFORMANCE OF THE TECHNOLOGY APPLICATIONS. COMPONENT SUBSTITUTIONS AND TESTS ARE NOT WARRANTED. THE CUSTOMER IS RESPONSIBLE FOR THE PROPER USE OF THE TECHNOLOGY APPLICATIONS. THE CUSTOMER IS RESPONSIBLE FOR THE PROPER USE OF THE TECHNOLOGY APPLICATIONS. THE CUSTOMER IS RESPONSIBLE FOR THE PROPER USE OF THE TECHNOLOGY APPLICATIONS.</p>		<p>APPROVALS</p> <p>FOR DES: _____ M/A: _____ P/P ENR: _____ CURRIGER E: _____</p>	
<p>LINEAR TECHNOLOGY HAS MADE A BEST EFFORT TO DESIGN A DEMO BOARD TO MEET THE CUSTOMER'S REQUIREMENTS TO PROVIDE A FUNCTIONAL, COMPLETELY OPERATIONAL, AND TESTABLE DEMO BOARD TO EVALUATE THE PERFORMANCE OF THE TECHNOLOGY APPLICATIONS. COMPONENT SUBSTITUTIONS AND TESTS ARE NOT WARRANTED. THE CUSTOMER IS RESPONSIBLE FOR THE PROPER USE OF THE TECHNOLOGY APPLICATIONS. THE CUSTOMER IS RESPONSIBLE FOR THE PROPER USE OF THE TECHNOLOGY APPLICATIONS. THE CUSTOMER IS RESPONSIBLE FOR THE PROPER USE OF THE TECHNOLOGY APPLICATIONS.</p>		<p>SCALE: NONE</p>	
<p>1350 McCarty Rd. Milpitas, CA 95035 Phone: (408)435-1000 www.linear.com E-mail: info@linear.com LITC-Demo-Manual-Family-Customer-Use-Only</p>		<p>DATE: 3/19/2013</p>	
<p>16-BIT DUAL, HIGH SPEED, SERIAL LVDS ADC</p>		<p>REF: 1</p>	
<p>LT219XCUKJG FAMILY DEMO CIRCUIT 1763A</p>		<p>REF: 2</p>	
<p>DATE: 3/19/2013</p>		<p>SHEET 2 OF 2</p>	

DEMO MANUAL DC1763A

DEMONSTRATION BOARD IMPORTANT NOTICE

Linear Technology Corporation (LTC) provides the enclosed product(s) under the following **AS IS** conditions:

This demonstration board (DEMO BOARD) kit being sold or provided by Linear Technology is intended for use for **ENGINEERING DEVELOPMENT OR EVALUATION PURPOSES ONLY** and is not provided by LTC for commercial use. As such, the DEMO BOARD herein may not be complete in terms of required design-, marketing-, and/or manufacturing-related protective considerations, including but not limited to product safety measures typically found in finished commercial goods. As a prototype, this product does not fall within the scope of the European Union directive on electromagnetic compatibility and therefore may or may not meet the technical requirements of the directive, or other regulations.

If this evaluation kit does not meet the specifications recited in the DEMO BOARD manual the kit may be returned within 30 days from the date of delivery for a full refund. **THE FOREGOING WARRANTY IS THE EXCLUSIVE WARRANTY MADE BY THE SELLER TO BUYER AND IS IN LIEU OF ALL OTHER WARRANTIES, EXPRESSED, IMPLIED, OR STATUTORY, INCLUDING ANY WARRANTY OF MERCHANTABILITY OR FITNESS FOR ANY PARTICULAR PURPOSE. EXCEPT TO THE EXTENT OF THIS INDEMNITY, NEITHER PARTY SHALL BE LIABLE TO THE OTHER FOR ANY INDIRECT, SPECIAL, INCIDENTAL, OR CONSEQUENTIAL DAMAGES.**

The user assumes all responsibility and liability for proper and safe handling of the goods. Further, the user releases LTC from all claims arising from the handling or use of the goods. Due to the open construction of the product, it is the user's responsibility to take any and all appropriate precautions with regard to electrostatic discharge. Also be aware that the products herein may not be regulatory compliant or agency certified (FCC, UL, CE, etc.).

No License is granted under any patent right or other intellectual property whatsoever. **LTC assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or any other intellectual property rights of any kind.**

LTC currently services a variety of customers for products around the world, and therefore this transaction **is not exclusive**.

Please read the DEMO BOARD manual prior to handling the product. Persons handling this product must have electronics training and observe good laboratory practice standards. **Common sense is encouraged.**

This notice contains important safety information about temperatures and voltages. For further safety concerns, please contact a LTC application engineer.

Mailing Address:

Linear Technology
1630 McCarthy Blvd.
Milpitas, CA 95035

Copyright © 2004, Linear Technology Corporation