General Description

The MAX38801 is a fully integrated, highly efficient switching regulator for applications operating from 6.5V to 14V input supplies that require up to 15A maximum load. This single-chip regulator provides compact high-efficiency power delivery for precision outputs that demand fast transient response.

The device has different programmability options to enable a wide range of configurations. The programmable features include: internal/external reference voltage, output voltage set-point, switching frequency, overcurrent-protection level (OCP), and soft-start timing. Discontinuous current mode (DCM) operation can be enabled using pin-strapping to improve light-load efficiency.

The MAX38801 includes multiple protection and measurement features. Positive and negative cycle-by-cycle OCP, short-circuit protection and overtemperature protection (OTP) ensure robust design. Input undervoltage and overvoltage lockout shut down the regulator to prevent damages when the input voltage is out of specification. Regulation is halted in case of an output overvoltage (OVP) event. A status pin indicates that the output voltage is within range and the output voltage is in regulation. The device has an analog output that can be configured to report output current or junction temperature with ±5% and ±8°C accuracy, respectively.

Applications

- Servers/µServers
- I/O and Chipset Supplies
- GPU Core Supply
- DDR Memory: VDDQ, VPP and VTT
- Point-of-Load (PoL) Applications

CURRENT	INPUT	OUTPUT
RATING (A)	VOLTAGE (V)	VOLTAGE (V)
15	6.5 to 14	0.6 to 5.5


Ordering Information appears at end of data sheet.

Quick-PWM is a trademark of Maxim Integrated Products, Inc.

Benefits and Features

- High-Efficiency Solution
 - Up to 96% Peak
 - Up to 92% Full Load
 - Up to 94% Light-Load Efficiency at 1A with DCM Enabled
- Flexible Design Allows Early PCB Definition
 - Footprint Compatible with MAX38800 (9A) and MAX38802/MAX38803 (25A)
 - Programmable Switching Frequency up to 900kHz
 - Programmable Soft-Start and STAT Delay Timings
 - Programmable Reference Voltage with External Input Option
 - · Programmable Positive and Negative OCP Limit
- Advanced Architecture, Protection and Reporting Guarantees Reliable Designs
 - Analog Current or Temperature Reporting
 - Differential Remote Sense with Open-Circuit Detection
 - Fast Transient Response with Quick-PWM™ Architecture
 - · Percentage-Based Output Power Good and OVP
 - · Open-Drain Status Indicator (STAT) Pin
 - Input Undervoltage and Overvoltage Lockout
 - · Adaptive Dead-Time Control
- Saves Board Space
 - · Integrated Boost Switch
 - 19-Ball WLCSP (2.2mm x 2.8mm) Footprint
 - Operation Using Ceramic Input and Output Capacitors

Basic Application Circuit





Integrated, Step-Down Switching Regulator With Selectable Applications Configurations

Absolute Maximum Ratings

Input/Output Pin Voltages	V _{DDH} - VX Differential 25ns (Note 2)10V to +23V
(OE, PGM, SENSE+, SENSE-)0.3V to +2V	BST Pin (BST) DC0.3V to +20V
Regulator Status Output (STAT)0.3V to +4V	BST Pin (BST) 25ns7.0V to +27V
Input Voltage (V _{DDH}) DC0.3V to +23V	BST Pin - VX Differential4V
Bias Supply Voltage (V _{CC})0.3V to +2V	Junction Temperature (T _J)150°C
Switching Node Voltage (VX) DC0.3V to +23V	Storage Temperature Range65°C to +150°C
Switching Node Voltage (VX) 25ns (Note 1)10V to +23V	Peak Reflow Temperature Lead-Free260°C
V _{DDH} Pin - VX Pin Differential DC23V	

Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated in the operational sections of the specifications is not implied. Exposure to absolute maximum rating conditions for extended periods may affect

Operating Ratings

Input Voltage (V _{DDH})	6.5V to 14V	Junction Temperature (T _J)	0°C to 125°C
Bias Supply Voltage (V _{CC})	1.71V to 1.89V	Peak Output Current (IPK+ MAX)	30A
Output Current (IOLIT)	15A	-	

Package Information

3				
PACKAGE CODE	C192B2+1			
Outline Number	<u>21-0915</u>			
Land Pattern Number	Refer to Application Note 1891			
THERMAL RESISTANCE, SINGLE-LAYER BOARD				
Junction to Ambient (θ_{JA})	32°C/W (typ) (Note 3)			
Junction to Case (θ _{JC})	1°C/W (max)			

For the latest package outline information and land patterns (footprints), go to www.maximintegrated.com/packages. Note that a "+", "#", or "-" in the package code indicates RoHS status only. Package drawings may show a different suffix character, but the drawing pertains to the package regardless of RoHS status.

- Note 1: The 25ns rating is the allowable voltage on the VX node in excess of the -0.3V to 16V DC ratings. The VX voltage can exceed the DC rating in either the positive or negative direction for up to 25ns per cycle.
- Note 2: The V_{DDH} input pin voltage AC should not exceed 19V (25ns). This measurement is taken at the V_{DDH} pin referenced to V_{SS} pin immediately adjacent using a high frequency scope probe with I_{LOAD} at I_{MAX}. A high-frequency input bypass capacitor must be located less than 60mils from the VDDH pin and the Maxim device per our design guidelines.
- Note 3: Data taken using Maxim's evaluation kit with no air flow and no heatsink.

Electrical Characteristics

(V_{CC} = 1.8V ±5%, unless otherwise specified.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
SUPPLY VOLTAGES, SUPPLY	CURRENT, TEM	PERATURE RANGE	,				
12V Supply Voltage Range	V _{DDH}	Note 7	6.5		14	V	
1.8V Supply Voltage Range	V _{CC}	Note 7	1.71	1.8	1.89	V	
		CCM (Note 7)			35		
V _{CC} Supply Current	Icc	DCM (Note 7)			25	mA	
		Shutdown (Note 7)		32	132	μA	
V _{REF}							
Programmable Reference		See Toble 2 (Note 9)		0.6		V	
Voltage		See Table 3 (Note 8)		0.95		V	
V _{REF} Tolerance (V _{REF} _TOL)	V _{REF}	T = 35°C (Note 4)	-0.5		+0.5	%	
V _{REF} Tolerance Temperature Coefficient (V _{REFT_COEFF})		0°C < TJ < 100°C (Note 4)			0.0106	%/°C	
FEEDBACK LOOP			,				
D. CAIN	0-1-	One Table O (Nata O)		1.05			
R _{SENSE} GAIN	Gain	See Table 3 (Note 8)		2.1		mV/A	
SWITCHING FREQUENCY							
Switching Frequency Accuracy	fsw	Relative to the nominal value (see Figure 7). 0A < I _{LOAD} < full load V _{CC} , V _{DDH} ±10% (Note 7)	-25		25	%	
Low f _{SW} Threshold		DCM enabled		30		kHz	
Forced Minimum f _{SW}		DCM enabled. The low f _{SW} threshold has been crossed.		60		kHz	
INPUT PROTECTION							
Rising V _{DDH} UVLO Threshold		Note 7	5.8	6.2	6.5	V	
Falling V _{DDH} UVLO Threshold	V _{DDH} UVLO	Note 7	5.2	5.5	5.9	V	
Hysteresis				700		mV	
Rising V _{DDH} OVLO Threshold		Note 7	14.2	14.8	15.4	V	
Falling V _{DDH} OVLO Threshold	V _{DDH} OVLO	Note 7	13.8	14.3	14.8	V	
Hysteresis	JOVLO			500		mV	
Rising V _{CC} UVLO Threshold		Note 7	1.46	1.62	1.70	V	
Falling V _{CC} UVLO Threshold	V _{CC} UVLO	Note 7	1.43	1.57	1.68	V	
Hysteresis				50		mV	
Rising UVLO Threshold		Note 7	1.49	1.57	1.70	V	
Falling UVLO Threshold	V _{BST} UVLO	Note 7	1.41	1.52	1.63	V	
Hysteresis				50		mV	

Electrical Characteristics (continued)

(V_{CC} = 1.8V ±5%, unless otherwise specified.)

PARAMETER	SYMBOL	CONDITIONS	MIN	TYP	MAX	UNITS	
OUTPUT VOLTAGE PROTECTI	ON (OVP)					•	
Overvoltage-Protection Rising Threshold	OVP	Relative to programmed V _{OUT} (Note 7)	8.5	13	16	%	
OVP Deglitch Filter Time			25	30	36	μs	
Power Good Protection Falling Threshold		Relative to programmed V _{OUT} (Note 7)	5	9	12	%	
Power Good Protection Rising Threshold	PWRGD	Note 7	3	6	9	%	
Power Good Deglitch Filter Time			25	30	36	μs	
OVERCURRENT PROTECTION	(OCP)						
				12			
Positive OCP Threshold		Absolute value of inductor (Note 8)		15		Α	
T COLLIVE COT THE COHOLG				18			
	ОСР			-12			
Negative OCP Threshold	001	Valley current (Note 8)		-15		A	
				-18			
OCP Threshold Tolerance		Referenced to nominal value (Note 7)	-20		+20	%	
Hysteresis (Note 5)		Referenced to inception value (Note 7)	12	15	18	%	
OVERTEMPERATURE PROTEC	CTION (OTP)						
OTP Inception Threshold	ОТР	Note 7	130	140	150	°C	
Hysteresis	OIF		-25		-10	°C	
TEMPERATURE REPORTING							
Temperature Reporting Range			0		150	°C	
Temperature Reporting Tolerance	TJ	Note 7	-8		+8	°C	
CURRENT REPORTING							
Current Reporting Range			0		15	Α	
Current Reporting Tolerance	I _{LOAD}	From no load to full load (Note 7)	-1.5		+1.5	Α	
Current Reporting Tolerance		Full load (Note 7)	-5		+5	%	
OE PIN							
Input Range		(Note 7)	0		1.89	V	
Rising Threshold	V _{OE(H)}	Full V _{CC} supply range. Measured at	0.98	1.09	1.3	V	
Falling Threshold	V _{OE(L)}	OE Pin (Note 7)	0.44	0.66	0.80	V	
Hysteresis		(Note 7)	0.36	0.44	0.61	V	
Deglitch Filter Time			230		520	ns	
OE Pin Input Resistance		UVLO < V _{CC} < OVLO (Note 7)	300	430	480	kΩ	

Electrical Characteristics (continued)

(V_{CC} = 1.8V ±5%, unless otherwise specified.)

PARAMETER	SYMBOL	L CONDITIONS		TYP	MAX	UNITS
STARTUP TIMING			•			
Enable Time from OE Rise to Start of Regulation	t _{EN}		200	300	500	μs
				1.5		
Soft-Start Ramp Time	t _{SS}	See Table 3 (Note 8)		3		ms
				6		
Dwell Time at V _{OUT} (DCM Not Allowed)	tSETTLE		14		35	μs
Timing to Charge Boost Capacitor	t _{BST}	8			μs	
STAT PIN			•			
Pullup Voltage	VOH _{STAT}				3.6	V
		I _{STAT} = 4mA (Note 7)			0.4	V
Status Output Low	VOLSTAT	I _{STAT} = 0.2mA, 0V < V _{CC} < UVLO and 0V < V _{DDH} < UVLO (Note 7)			0.67	V
		I_{STAT} = 1.3mA, $0V < V_{CC} < UVLO$ and $0V < V_{DDH} < UVLO$ (Note 7)			0.76	V
Current Sinking Capability		V _{STAT} = 0.4V (Note 7)	3	11		mA
Status Output High Leakage Current	I _{STAT}	STAT pulled to 3.3V through 20kΩ (Note 7)			7	μΑ
Time from V _{OUT} Ramp		0747		128		
Completion to STAT Pin Released	t _{STAT}	STAT output low to high. See Table 3. (Note 8)		2000		μs
Fault Clearing		Bad-to-good delay	1.8	2	2.2	ms
PGM PIN						
Reporting Voltage Range	V _{PGM}	System regulating	0.5		1	V
Resistor Range	B 051	Twelve options	1.78		162	kΩ
Resistor Accuracy	R_SEL	EIA standard resistor values only	-1		+1	%
Capacitor Range		Three options	0		820	pF
C_SEL Capacitor Accuracy			-20		+20	%
External Capacitance	C_SEL	Load and stray capacitance in addition to C_SEL			20	pF

Electrical Characteristics (continued)

(V_{CC} = 1.8V ±5%, unless otherwise specified.)

PARAMETER	SYMBOL	BOL CONDITIONS		TYP	MAX	UNITS			
SYSTEM SPECIFICATIONS (NOTE 6)									
Peak-to-Peak Output Ripple Voltage, DCM Disabled	V _{OUT-RIPL}		-0.5		0.5	%			
Peak-to-Peak Input Ripple Voltage	V _{IN-RIPL}	V _{DDH} = 10.8V - 13.2V	-1		1	%			
Line Regulation		V _{DDH} = 10.8V - 13.2V			0.15	%			
Load Regulation (Static)		I _{OUT} = 0 - IMAX	-0.5		0.5	%			
Load Regulation (Dynamic)	Vout	V _{DDH} = 10.8V - 13.2V, I _{OUT} Step 5.8A at 20A/µs, 1kHz to 1MHz repetition rate, 10% to 90% Duty Cycle	-3		+3	%			

Note 4: To calculate the total V_{REF} tolerance over a temperature variation of ΔT :

$$V_{REF(TOL_TOT)} = V_{REF(TOL)} + |\Delta T| \times V_{REF(T_COEFF)}$$

Note 5: The OCP hysteresis is for positive current OCP only, negative current OCP hysteresis is always 0.


Note 6: Tested using circuit of Figure 9 with C_{OUT} = 15 x 22 μ F. V_{OUT} = 1.05V.

Note 7: Denotes specifications that apply over the temperature range of $T_J = 0^{\circ}$ C to 125°C. Otherwise, specifications are for $T_J = 25^{\circ}$ C.

Note 8: Denotes parameters that are programmable.

Typical Operating Characteristics


 $(V_{DDH}$ = 12V, V_{CC} = 1.8V, f_{SW} Setting #6, 900kHz, C_{OUT} = 15 x 22 μ F, unless otherwise noted. L_{OUT} = 680nH for V_{OUT} \geq 2.5V, L_{OUT} = 200nH for V_{OUT} \leq 1.8V)




Typical Operating Characteristics (continued)

 $(V_{DDH}$ = 12V, V_{CC} = 1.8V, Circuit of Basic Application Circuit, V_{OUT} = 1.05V, R_{SEL} = 46.4k Ω , R_{FB1} = 2.1k Ω , R_{FB2} = 2.8k Ω . No heatsink, I_{LOAD} = 12A, unless otherwise noted.)


Startup with OE, Internal VREF




Shutdown with OE, Internal VREF




Startup with VDDH, Internal VREF




Shutdown with VDDH, Internal VREF



Startup with VCC, Internal VREF




Shutdown with V_{CC}, Internal V_{REF}




Typical Operating Characteristics (continued)

 $(V_{DDH} = 12V, V_{CC} = 1.8V, Circuit of Figure 6, V_{OUT} = 2.5V, R_SEL = 9.09k\Omega, R_{FB1} = 2.1k\Omega, R_{FB2} = 2.8k\Omega, External V_{REF} = 0.6V.$ No heatsink, unless otherwise noted.)


Startup with OE, External VREF




External V_{REF} Tracking




Startup with VDDH, External VREF




Startup with VCC, External VREF



Transient Response CCM




Load-Transient Response CCM - Zoom In




Typical Operating Characteristics (continued)

(V_{DDH} = 12V, Circuit of Basic Application Circuit, V_{OUT} = 1.05V, C_{OUT} = 15 x 22μF, L = 200nH, f_{SW} Setting #6, Load Step = 6A, $SR = 20A/\mu s.$


Unload-Transient Response CCM - Zoom In




Transient Response DCM




Load-Transient Response DCM - Zoom In




Unload-Transient Response DCM - Zoom In




Positive Overcurrent Protection



Negative Overcurrent Protection



Pin Configurations




Integrated, Step-Down Switching Regulator With Selectable Applications Configurations

Pin Description

PIN	NAME	FUNCTION
A1	SENSE-	Negative Remote Sense/External Reference Input. Connect the SENSE- pin to ground at the load with a Kelvin connection to use the internal voltage reference, or connect the pin to an external reference voltage as shown in Figure 6.
A2	AGND	Analog/signal ground. Connect to ground plane following the recommendations mentioned in the Printed Circuit Board Layout section.
A4	STAT	Open-Drain Status Output. This pin is pulled low to indicate a fault or output Undervoltage/ Overvoltage events.
B1	PGM	Programming Input/Telemetry Output. Connect PGM to analog ground using a programming resistor and capacitor. The resistance and capacitance values are measured at startup to determine the desired regulator settings (see Table 3). See the <i>Current/Temperature Reporting</i> and <i>Programming Options</i> sections for more information.
B2	SENSE+	Positive Remote Sense Input. Connect SENSE+ to V _{OUT} at the load using a Kelvin connection. A resistive voltage-divider can be inserted between the output and SENSE+ to regulate the output above the reference voltage.
В3	OE	Output Enable Input. Connect to enable signal through a $20k\Omega$ resistor. When OE is low the VX node is high impedance. Toggle OE to clear the fault-protection latch.
B4	V _{CC}	Supply Voltage Input for the Regulator's Analog, Digital and Gate Drive Circuits. Connect V_{CC} to 1.8V and closely bypass the pin to power ground with a $1\mu F$ or greater ceramic capacitor.
C1–C3	V _{DDH}	Power Input Voltage. Connect V _{DDH} to the input power supply source. High-frequency ceramic decoupling capacitors must be placed in close proximity to the pin. See Table 4 for decoupling recommendations.
C4	BST	Bootstrap supply input. Connect a 0.47µF ceramic capacitor in close proximity to the IC between BST and VX, as specified in Table 4 and the <i>Printed Circuit Board Layout</i> section.
D1-D4	VX	Switching Node. Connect to the switching node of the power inductor.
E1-E4	GND	Power ground. Connect to the return path of the output load.

Functional (or Block) Diagram



Detailed Description

Control Architecture

The MAX38801 step-down regulator is ideal for lowduty-cycle (high-input voltage to low-output voltage) applications. Maxim's proprietary Quick-PWM pulse-width modulator in the MAX38801 is a pseudo-fixed frequency, constant on-time, current-mode regulator with voltage feed-forward (Block Diagram). The architecture is specifically designed for handling fast load steps while maintaining a relatively constant operating frequency and inductor operating point over a wide range of input voltages. This approach circumvents the poor load-transient timing problems of fixed frequency, current mode PWMs while also avoiding the problems caused by widely varying switching frequencies in conventional constant-on-time PFM control schemes regardless of input voltage.

Traditional constant on-time architectures require an output capacitor with a specified minimum ESR to ensure stable operation. This restriction does not apply to the MAX38801, because the inductor valley current is added to the feedback signal using a proprietary current sense method, which improves stability.

The control algorithm is simple: the high-side switch on-time is determined solely by a one-shot whose pulse width is inversely proportional to input voltage and directly proportional to output voltage (Equation 1). Another oneshot sets a minimum off-time (100ns, typ).

Under normal operating conditions, the on-time one-shot is triggered if the sum of the feedback voltage and the valley current sense signal falls below the control voltage, and the minimum off-time one-shot has timed out. The tON pulse width is clamped to a maximum of 2.5µs.

Equation 1

$$t_{ON} = \frac{VX_{AVE}}{f_{SW} \times V_{DDH}}$$

Voltage Regulator Enable and Turn-On Sequencing

The startup sequence is shown in Figure 1. Once the OE pin rises above the V_{OE(H)} threshold, the control circuits wait for a 300µs t_{FN} time to allow the bias circuits, analog blocks and other circuits to settle to their proper states before beginning the regulation.

The OE pin has a voltage rating of 1.8V. For control signal voltages higher than 1.8V, a resistor-divider network must be used to drive the OE pin.

In addition, the impedance of the OE pin is reduced when the V_{CC} is below UVLO. To prevent any damage to the part due to lowering the impedance, a resistor is used to limit the current. For 1.8V control signals, this resistor has a value of $20k\Omega$ and it is placed in series with OE pin. For higher drive voltages to OE that require a resistive voltage divider, choose $20k\Omega$ for the bottom resistor to ground. The top resistor is given by Equation 2. Use closest higher resistor value available.

Equation 2

$$R_{TOP} = 20k\Omega \times \left[\left(\frac{V_{SIG}}{1.8V} \right) - 1 \right]$$

Output enable delay timing can be added using an RC network connected between control signal and OE pin. R-C delay networks are designed based on desired turn on/off timings and the V_{OE(H)}/V_{OE(L)} thresholds.

The OE pin has nominal input impedance, which should be included in calculations for the divider network (see the Electrical Characteristics table for nominal impedance).

When the system pulls OE low, the MAX38801 enters low-power shutdown mode. STAT is pulled low immediately. The device discharges the inductor by keeping the lowside FET enabled until the current reaches zero. Under these conditions, both power FETs are in high-impedance and the regulator enters shutdown.

Soft-Start Control

Once the OE reaches its threshold and the tEN has elapsed, the regulator performs the bootstrap capacitor charging sequence. After bootstrap capacitor is fully charged, the internal reference voltage starts ramping to the target voltage with the appropriate soft-start time (tss). Both softstart timing, and target voltage can be programmed (see the Programming Options section and Table 3).




Figure 1. Startup Timing

If the regulator is enabled with a prebiased output voltage, the system cannot regulate until the reference voltage ramps above the SENSE+ node voltage. Upon reaching the SENSE+ voltage, the regulator performs the C_{BST} charging sequence and starts normal operation. If, at the end of t_{SS} , the SENSE+ pin voltage is still higher than the internal reference, continuous conduction mode (CCM) operation is forced for a short period of time (t_{SETTLE}) to discharge the output to the desired voltage. After this period, discontinuous conduction mode (DCM) is allowed, if selected, and the OVP/UVP circuitry becomes active.

Remote Output-Voltage Sensing

Remote output-voltage sensing is implemented to improve output-voltage regulation accuracy at the load. This technique reduces errors due to voltage drops in the plane impedance between the load and the MAX38801, particularly in cases where the load is placed away from the MAX38801. Remote output voltage sensing is implemented by using the SENSE- node as a reference for the internal voltage reference V_{REF} .

Switching Operation Modes

The MAX38801 supports both CCM and DCM. The mode of operation can be programmed as indicated in the *Programming Options* section and Table 3.

If DCM is enabled, the MAX38801 transitions seamlessly to DCM at light loads to improve efficiency. Once in DCM, the switching frequency decreases as load decreases until a minimum frequency of 30kHz is reached. The purpose of this minimum switching frequency limitation is to prevent operation in the audible frequency range to reduce audible noise.

If the load is such that no t_{ON} pulse is generated for ~33 μ s (1/30kHz) since the last pulse was issued, the low-side FET is turned on until the error comparator commutates, and a t_{ON} pulse is issued. Once this minimum frequency mode is entered, the IC operates with a minimum switching frequency of 60kHz, to provide proper hysteresis and prevent the IC from moving in and out of this mode.

Protection and Status Features

Output-Voltage Protection

The SENSE+ pin is continuously monitored for both undervoltage and overvoltage conditions. If the output voltage falls below the PWRGD threshold (9% of programmed output voltage) for more than 30µs (typ), the STAT pin is driven low while the MAX38801 continues to operate, attempting to maintain regulation. If the output voltage rises above the overvoltage protection (OVP) threshold (13% of programmed output voltage) for more than 30µs (typ), the STAT pin is driven low and the MAX38801 latches off (high-side and low-side FETs turn off). Toggle OE or cycling $V_{\rm CC}$ supply is required to clear fault conditions.

Current Limiting

The MAX38801 has a current limit that can be programmed using the appropriate R_SEL value (See Table 3). The overcurrent protection (OCP) monitors and limits the low-side FET current on a cycle-by-cycle basis. If the minimum instantaneous "valley" low-side switch current level exceeds the OCP (source) level, the IC delays the next on-time pulse until the current falls below the threshold level (Figure 5). Since the regulator responds to the inductor valley current, the DC current delivered during positive (source) current limit is the programmed valley current (IOCP - Hysteresis) plus half of the inductor ripple. During the current limit event (source), the output voltage drops and if the voltage reaches the PWRGD threshold, the STAT pin is driven low.

The MAX38801 also has a negative OCP limit (Sink). When this threshold is reached, the IC issues an ontime pulse to limit the negative current. This on-time pulse is issued regardless of the error comparator state. Therefore, it is possible to cause an OVP event if the negative load exceeds the negative current limit.




Figure 2. Inductor Current During Current Limit Event

UVLO and OVLO Protection

The regulator monitors V_{DDH} with both undervoltage lockout (UVLO) and overvoltage lockout (OVLO) circuits. UVLO protection is also present on BST and V_{CC} supplies. When any of the supply voltages is below the UVLO threshold or V_{DDH} is above the OVLO threshold, the regulator stops switching, and the STAT pin is driven low (refer to Electrical Characteristics table for UVLO and OVLO levels).

Overtemperature Protection

If the die temperature exceeds the overtemperature threshold during operation, the MAX38801 stops regulation and the STAT pin is driven low. Regulation starts again once the die temperature falls below the new overtemperature threshold (overtemperature threshold–hysteresis) value. The STAT pin eventually goes high again once the output voltage reaches the expected value.

Regulator Status

The regulator status (STAT) signal provides an opendrain output (4V ABS MAX) that indicates whether the MAX38801 is functioning properly. An external pullup resistor is required.

After the startup ramp is completed (t_{STAT}), if the output voltage is within the PWRGD/OVP regulation window the STAT pin goes high impedance. The STAT pin is driven low when one or more of the following conditions exist:

- OE is low
- V_{DDH} or V_{CC} are not present or below/above the respective UVLO/OVLO thresholds.
- A PWRGD fault is present (see the <u>Output-Voltage</u> Protection section).

- The SENSE- or SENSE+ pin is left unconnected at startup.
- The die temperature is above the maximum allowed temperature.
- The OVP circuit has detected that the output voltage is above the tolerance limit.
- UVLO is detected on bootstrap supply (BST-VX), indicating a possible short or open bootstrap capacitor.

Current/Temperature Reporting

During regulation, an analog voltage is produced on the PGM pin that represents either average output current or chip temperature (see <u>Table 3</u> for proper setting). The PGM pin has an output-voltage range of 0.5V to 1V. The PGM output is designed to drive the R_SEL/C_SEL network with an additional 20pF external load (including parasitics), which allows this node to be connected to external circuitry such as voltage buffer or ADC.

The conversion equations for temperature and current reporting are shown in Equation 3 and Equation 4.

Equation 3

$$T_{REPORTED} = (V_{PGM} - T_{rOFFSET}) \times T_{rSLOPE}$$
 $T_{rOFFSET} = 0.579V$
 $T_{rSLOPE} = 500 \frac{^{\circ}C}{V}$

Equation 4

$$I_{REPORTED} = (V_{PGM} - I_{rOFFSET}) \times I_{rSLOPE}$$
 $I_{rOFFSET} = 0.496V$
 $I_{rSLOPE} = 67.4 \frac{A}{V}$

Table 1. Summary of Fault Actions

FAULT TYPE	REGULATOR RESPONSE	STAT	DESCRIPTION
Power Good (PWRGD)	Continue Operation	LOW	V _{OUT} < (1 - 9%) V _{OUTNOM}
Overvoltage Protection (OVP)	Shutdown and Latchoff	LOW	V _{OUT} > (1 + 13%) V _{OUTNOM}
Overtemperature Protection (OTP)	Shutdown	LOW	T _J > 140°C
Overcurrent Protection (OCP)	Clamping	V _{OUT} DROP, LOW	Valley current higher than selected limit
Boost Undervoltage	Shutdown	LOW	(BST - VX) < 1.52V
V _{DDH} Supply	Shutdown	LOW	V _{DDH} < 5.5V or V _{DDH} > 14.8V
V _{CC} Supply	Shutdown	LOW	V _{CC} < 1.57V
SENSE-/SENSE+ Disconnected	Do Not Start	LOW	Open Sense Lines

Programming Options

The MAX38801 allows programming of several key parameters to allow optimization for specific applications. The parameters that are programmable are shown in Table 2. A resistor and capacitor connected from the programming pin to ground select a set of parameters.

By selecting the appropriate values of resistor and capacitor, the desired set of parameters (scenario) can be programmed as shown in Table 3.

C_SEL selects the f_{SW} setting. There are six options available (from #1 to #6), indicating six different nominal switching frequencies, from lowest to highest. Since the actual value of f_{SW} also depends on V_{OUT} , refer to Figure 7 to select the proper f_{SW} setting for a specific application.

Table 2. Programmable Options

PARAMETER	DESCRIPTION
V _{REF}	Selects internal or external voltage reference. For internal V _{REF} two values are available.
Soft-Start Time	The time required to ramp the reference voltage to its final value.
OCP Inception	The valley current at which the overcurrent protection is tripped (see the Current Limiting section).
Operation Modes	Selects whether DCM is allowed. If allowed the IC transitions to DCM mode for light loads
Reporting	Selects the parameter reported using the analog output voltage on the PGM pin during regulation.
RSENSE Gain	Selects the sense-loop gain. By changing this value, the operation and components selection can be optimized.
f _{SW}	Switching frequency setting.
t _{STAT}	Time delay between the completion of the soft-start ramp and the STAT pin output is valid.




Figure 3. Typical Application Circuit

Table 3. Configuration Table

R_SEL (kΩ)	V _{REF}	SOFT- START TIME (t _{SS})	VALLEY OCP INCEPTION	OPERATION MODES		R _{SENSE} (GAIN)	f _S	W SETTIN	IG	t _{STAT}
, ,		(ms)	(A)			(mΩ)	0pF	200pF	820pF	
1.78		G	12	CCM						
2.67	0.95	6	15	CCM/DCM						
4.02	0.95		12	CCM						
6.04		3	15	CCM/DCM				f _{SW} #5	f _{SW} #6	
9.09	Ext.		12	ССМ	Current	2.1				
13.3	⊏XI.	1.5	12	CCIVI		2.1	f _{SW} #4 f			2000
20			18	CCM/DCM						
30.9			10	ССМ						
46.4	0.6	6		CCIVI						
71.5			12	CCM/DCM	Temp Current					
107				CCIVI/DCIVI		1.05				
162	Ext.	1.5	15	CCM	Temp	2.1	f _{SW} #1	f _{SW} #2	f _{SW} #3	128




Figure 4. Nominal Switching Frequency vs. V_{OUT} and f_{SW} Setting

Setting the Output Voltage

The output voltage of MAX38801 is set by selecting a reference voltage and using an appropriate resistive voltage-divider, as shown in Equation 5.

The reference voltage is selected using R SEL (see Table 3) and can be either internal or external (refer to Operation with External V_{REF} section for more details). To improve the DC output-voltage accuracy, use the highest V_{RFF} value available and suitable for the application. For instance, use $V_{REF} = 0.6V$ for $0.6V \le V_{OUT} < 0.95V$ and $V_{RFF} = 0.95V \text{ for } 0.95V \le V_{OUT} < 5.5V.$

To optimize the common mode rejection of the error amplifier, choose the resistive voltage-dividers so that their parallel resistance is as close as possible to $2k\Omega$ (Equation 6).

Equation 5

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R_{FB1}}{R_{FB2}}\right)$$

Equation 6

$$R_{FB1} = V_{OUT} \times \left(\frac{R_{PAR}}{V_{REF}}\right)$$

$$R_{FB2} = R_{FB1} \times \left(\frac{R_{PAR}}{R_{FB1} - R_{PAR}}\right)$$

where:

R_{FB1} = Top divider resistor

R_{FB2} = Bottom divider resistor

R_{PAR} = Desired parallel resistance of R_{FB1} and R_{FB2}

 V_{OUT} = Output voltage

V_{RFF} = Reference voltage

The Effect of Resistor Selection on DC Output Voltage Accuracy

RFB1 and RFB2 set the output voltage as described in Equation 5. The tolerance of these resistors affects the accuracy of the programmed output voltage.

Equation 7

$$\epsilon_{RV_{OUT}} = \frac{2\epsilon_R}{1 - \epsilon_R} \left(\frac{V_{OUT} - V_{REF}}{V_{OUT}} \right)$$

Figure 5 shows the effect of 1% tolerance resistors over a range of output voltages. To ensure accuracy over temperature, the temperature coefficients must also be included in the error calculation (i.e., for 25ppm/°C resistors over a 50°C excursion, add 0.125% to the 25°C tolerance).

The error due to the voltage-feedback resistors' tolerance, R_{FB1} and R_{FB2} should be added to the output voltage tolerance due to the IC's V_{REF} tolerance listed in the Electrical Characteristics table.

Equation 8

$$V_{OUT} = V_{REF} \times \left(1 + \frac{R_{FB1}}{R_{FB2}}\right)$$




Figure 5. Contribution of 1% Tolerance Resistors on V_{OUT} Error

Voltage Margining

Voltage margining can be implemented by changing the effective feedback-divider ratio. FET switches can be used to introduce or remove parallel resistors to R_{FB2} , to increase or decrease the output voltage respectively. To avoid triggering OVP or UVP faults, the circuits used to introduce resistive-divider changes should have switching time constants greater than the response time of the MAX38801.

Operation with External V_{REF}

When using an external reference, adopt the configuration shown in Figure 6. The MAX38801 employs a specialized soft-start sequence. Once OE is asserted, the regulator briefly discharges the SENSE- node and releases it as regulation begins. The resulting soft-start ramp timing is determined by the external low-pass filter time constant. The external filter time constant needs to be lower than $t_{\rm SS}/3$ to avoid premature assertion of STAT pin while the output voltage is still ramping.

The external reference voltage can be applied prior to enabling the regulator, or ramped up right after enable is asserted. In both cases, the low-pass filtered reference voltage at SENSE- pin must reach its final value within $t_{\rm SS}$.

Typical values for the filter components are:

- $R_F = 2.2k\Omega$
- C_F = 0.22µF

Control Loop

The MAX38801 uses quick PWM architecture with the current-sense signal added to feedback. Hence, without additional compensation, the voltage-loop gain consists of the following terms:

- The IC's current-mode control scheme has an effective transconductance gain of 1/R_{SENSE(GAIN)}. See Table 3 for correct R_{SENSE(GAIN)} values.
- The output capacitors contribute an impedance gain of $1/(2 \times \pi \times C_{OUT} \times f)$.
- The feedback divider contributes an attenuation of K_{DIV} = R_{FB2}/(R_{FB1} + R_{FB2}).




Figure 6. Electrical Connections to Use the External Voltage Reference Feature

Integrated, Step-Down Switching Regulator With Selectable Applications Configurations

Thus, when the ramp injection components (R_R , C_{R1} , C_{R2}), lead compensation components (C_{LEAD} , R_{LEAD}) and lag compensation components (R_{LAG} , C_{LAG}) are not used, the approximate loop gain and BW are given by the following equations.

Equation 9

$$\begin{split} |\text{Loop_Gain}(f)| &= \frac{K_{DIV}}{2 \times \pi \times R_{SENSE(GAIN)} \times C_{OUT} \times f} \\ BW &= \frac{K_{DIV}}{2 \times \pi \times R_{SENSE(GAIN)} \times C_{OUT}} \\ \text{or} \quad BW &= \frac{1}{2 \times \pi \times R_{GAIN\ EFF} \times C_{OUT}} \end{split}$$

where $R_{GAIN_EFF} = R_{SENSE(GAIN)}/K_{DIV}$

For stability, C_{OUT} should be chosen so that BW < $f_{SW}/3$. Designing with no loop compensation can result in fairly large C_{OUT} ; compensation schemes such as lead, lag and ramp injection can be used to allow C_{OUT} reduction. These compensations impact the transient performance as they change the BW of the system. This should be included in design analysis.

Integrator

The IC has an integrator included in its error amplifier to improve load regulation. The integrator only adds gain at low frequencies, so it does not affect the loop BW; therefore, it was not considered in previous equations. With integrator, the loop gain from Equation 9 is multiplied by a factor of $(1/t_{REC} + s)/s$

where t_{REC} is 20µs.

Step Response

 R_{GAIN_EFF} determines the small-signal transient response of the regulator. When a load step is applied that does not exceed the slew rate capability of the inductor current, the regulator responds linearly and V_{OUT} temporarily changes by the amount of V_{OUT_ERROR} (see

Equation 10a). If the load step applied exceeds the slew rate capability of the inductor current, the voltage deviation (V_{OUT_ERROR}) is solely determined by output filter values (See Equation 10a).

The actual voltage deviation (V_{OUT_ERROR}) is given by the largest of the values calculated using Equation 10a and Equation 10b.

Equation 10

b)
$$V_{OUT_ERROR} \approx \frac{\left(I^2 \times L\right)}{2 \times V_{OUT} \times C_{OUT}}$$

After a transient event, V_{OUT} returns to the nominal value with a 20µs time constant, due to the integrator circuit. A first order average small-signal model of the regulator is shown in Figure 10. V_{EQ} is an ideal voltage source equal to V_{OUT} , R_{EQ} (R_{GAIN_EFF}) is an emulated lossless resistance created by the control loop action and L_{EQ} (t_{REC} x t_{RGAIN_EFF}) is an emulated inductance. Note that t_{EQ} is not the same as the actual t_{COUT} inductor which has been absorbed into the model. t_{COUT} is the actual output capacitance.




Figure 7. Averaged Small-Signal Equivalent Circuit of Regulator

Lag Compensation

In cases where the response is faster than desired, the lag compensation network (R_{LAG}, C_{LAG}) can be used to decrease the BW. This has the effect of lowering the gain contribution of the feedback network at higher frequencies, by effectively placing R_{LAG} in parallel with R_{FB2}. For the lag network to be effective and to achieve optimal phase margin, the zero at 1/ (2 x π x R_{LAG} x C_{LAG}) should be placed at least a decade below the crossover frequency (BW/10). With lag, K_{DIV} near the crossover frequency becomes Equation 11.

Equation 11

$$\begin{split} \mathsf{K}_{\mathsf{DIV_LAG}} = & \frac{\left(\mathsf{R}_{\mathsf{FB2}} \parallel \mathsf{R}_{\mathsf{LAG}}\right)}{\left(\mathsf{R}_{\mathsf{FB1}} + \mathsf{R}_{\mathsf{FB2}} \parallel \mathsf{R}_{\mathsf{LAG}}\right)} \\ \mathsf{R}_{\mathsf{GAIN_EFF}} = & \frac{\mathsf{R}_{\mathsf{GAIN}}}{\mathsf{K}_{\mathsf{DIV_LAG}}} \end{split}$$

Lag compensation increases R_{GAIN_EFF} and V_{OUT_ERROR} while decreasing BW. An increase in V_{OUT_ERROR} can also result in higher overshoot at startup especially when the system recovers after hitting OCP. To avoid this, make sure that Equation 12 is satisfied.

Equation 12

$$C_{LAG} < \frac{V_{OUT} \times C_{OUT}}{I_{OCP} \times (R_{LAG} + R_{EB1} || R_{EB2}) \times 3}$$

Lead Compensation

In cases where the response is slower than desired, the lead compensation network (R_{LEAD} , C_{LEAD}) can be used to increase the bandwidth. This has the effect of

increasing the gain contribution of the feedback network at higher frequencies by effectively placing R_{LEAD} in parallel with R_{EB1} .

For the lead network to be effective and to achieve optimal phase margin, the zero at 1/(2 x π x R_{LEAD} x C_{LEAD}) should be placed below the crossover frequency (BW/10 < f_Z < BW).

With lead compensation, $K_{\mbox{\scriptsize DIV}}$ near the crossover frequency becomes Equation 13.

Equation 13

$$\begin{split} \mathsf{K}_{DIV_LEAD} = & \frac{\mathsf{R}_{FB2}}{\left(\mathsf{R}_{FB1} \mid\mid \mathsf{R}_{LEAD} + \mathsf{R}_{FB2}\right)} \\ & \mathsf{R}_{GAIN_EFF} = & \frac{\mathsf{R}_{GAIN}}{\mathsf{K}_{DIV} \mid_{LEAD}} \end{split}$$

Lead compensation decreases R_{GAIN_EFF} and V_{OUT_ERROR} while increasing BW accordingly.

External Ramp

The ramp compensation stabilizes the converter if the ESR of the output capacitor bank is low. The ramp is added to the internal current-sense signal at the error comparator inputs, which improves the signal-to-noise ratio and reduces the offtime jitter. By injecting a ramp on the feedback node, the same feedback error signal produces a smaller variation of the offtime. The amplitude of the external ramp is determined by $R_{\rm R}$ and $C_{\rm R2}$ (see Figure 8). A voltage signal, which approximates the inductor current, appears across $C_{\rm R2}$ and it is injected to the feedback node through $C_{\rm R1}$.




Figure 8. Ramp Compensation Diagram

Integrated, Step-Down Switching Regulator With Selectable Applications Configurations

Values of ramp compensation network are selected as follows:

- C_{R1} is chosen to maximize the coupling of the ramp 1) signal on the feedback node:
 - CR1 x RFB1||RFB2||RLEAD||RLAG ≈ 10 x t_{SW}
- 2) C_{R2} is chosen such that the ramp signal is unaffected by the value of C_{R1} : $C_{R2} \approx 10 \times C_{R1}$.
- 3) R_R is chosen to achieve the desired ramp injection signal. Use Equation 14 to calculate proper R_R value.

The approximate amplitude of the external ramp at the SENSE+ pin is given by Equation 14.

Equation 14

$$V_{RAMP_EXT} = \frac{V_{OUT} \times (V_{IN} - V_{OUT})}{(V_{IN} \times R_R \times C_{R2} \times f_{SW})}$$

The sensed inductor current ramp at the comparator input is given in Equation 15.

Equation 15

$$V_{RAMP_IND} = \frac{R_{GAIN} \times V_{OUT} \times (V_{IN} - V_{OUT})}{(V_{IN} \times L_{OUT} \times f_{SW})}$$

where R_{GAIN} is the internal current-sense gain (see the Electrical Characteristics table).

The high-frequency gain from SENSE+ to the comparator input is unity. Therefore, with external ramp, the comparator sees an effective ramp given in Equation 16.

Equation 16

VRAMP EFF = VRAMP IND + VRAMP EXT

$$= V_{OUT} \times \frac{\left(V_{IN} - V_{OUT}\right)}{\left(V_{IN} \times L_{OUT} \times f_{SW}\right)} \times \left[R_{GAIN} + \frac{L_{OUT}}{\left(R_R \times C_{R2}\right)}\right]$$

For best results, it is recommended that V_{RAMP} _{EFF} be at least 15mV. The effective RGAIN with external ramp is given in Equation 17.

Equation 17

$$R_{GAIN_EFF} = R_{GAIN} + \frac{L_{OUT}}{(R_R \times C_{R2})}$$

The ramp injection capacitors effectively bypass the divider near the cross-over frequency, so in this case KDIV is approximately 1 and drops out of the loop gain equation. Like lag compensation, ramp injection increases R_{GAIN} EFF and Vout ERR.

Inductor Selection

The inductor value is selected based on the switching frequency and the percentage ratio of the inductor ripple to the peak load current.

Equation 18

$$L = \left\lceil \frac{\left(V_{IN} - V_{OUT}\right)}{f_{SW} \times I_{LOAD(MAX)} \times LIR} \right\rceil \times \frac{V_{OUT}}{V_{IN}}$$

where:

LIR = Inductor current ratio

I_{LOAD(MAX)} = Peak load current

A lower LIR results in lower RMS losses in passive and active components, which improves the regulator efficiency. A higher LIR results in faster inductor current slew rate, better transient performance and lower inductor value/ size. Optimal inductor selection is performed by evaluating these trade-offs according to design requirements.

The inductor must have a saturation current higher than the peak current during an OCP event. The highest peak current is reached when a hard VOUT short circuit is applied during operation (See Equation 19). In addition, the application circuit design must ensure that the peak current never exceeds the maximum operating current (IPK) listed in the *Operating Ratings* section.

Equation 19

$$I_{SAT} = I_{OCP} \times \frac{V_{OUT}}{L \times f_{SW}}$$

where:

I_{SAT} = Inductor saturation current

IOCP = Overcurrent protection threshold (see Table 3).

Output Capacitor Selection

Output capacitor selection is based on output ripple and load transient requirements. Low ESR capacitors (MLCCs) are recommended to minimize ripple. The output ripple is affected by three components: a resistive component due to effective ESR of the output capacitor bank, an inductive component due to the parasitic inductance of the capacitor package (ESL) and capacitive component based on the total COUT. See Equation 20 for an approximate expression of the output-voltage ripple.

Equation 20

$$V_{PP} = \text{ESR} \big(I_{OUTRIPL} \big) + \text{ESL} \bigg(\frac{V_{IN}}{L_{OUT}} \bigg) + \bigg(\frac{I_{OUTRIPL}}{8 \times f_{SW} \times C_{OUT}} \bigg)$$

where:

ESR = Equivalent series resistance at the output

I_{OUTRIPL} = Peak-to-peak inductor current ripple

ESL = High-frequency equivalent series inductance

at output

V_{IN} = Input voltage

L_{OUT} = Output inductance

f_{SW} = Switching frequency

C_{OUT} = Output capacitance

Low ESR MLCC capacitors minimize the voltage drop due to fast load transients. Follow Equation 9 and the description in the <u>Control Loop</u> section to properly size the output capacitor bank. In addition to output-voltage ripple and transient requirements for determining the output capacitance, ripple-current rating and power dissipation of the output capacitors should also be considered (see Equation 21 and Equation 22).

Equation 21

$$I_{RMS_COUT} = \frac{I_{OUTRIPL}}{\sqrt{12}}$$

where IOUTRIPL is the peak-to peak ripple current value.

Equation 22

$$P_{COUT} = I_{RMS_COUT}^2 \times ESR$$

where ESR is the equivalent series resistance of the entire output capacitor bank.

Input Capacitor Selection

Input capacitors are designed to filter the pulsed current drawn by the switching regulator when the high-side FET is conducting. Filtering is primarily accomplished by the bulk input capacitors, while the high-frequency capacitors are used to minimize the parasitic inductance between the input supply and the voltage regulator. This arrangement minimizes the voltage transients during the commutations of high-side and low-side MOSFETs. For effective input decoupling, it is critical that the high frequency decoupling is placed in close proximity to the MAX38801 V_{DDH} and V_{SS} pins, and on the same side of the PCB board as the MAX38801. Refer to Table 4 for minimum input decoupling recommendations. It is also recommended to keep the input ripple below 3% of the DC voltage. To meet this target, additional capacitance can be required other than the minimum recommendations listed in Table 4. Use Equation 23 to calculate total input capacitance based on desired peak-to-peak input-voltage ripple.

Equation 23

$$C_{IN} = \frac{I_{MAX} \times V_{OUT} \times (V_{IN} - V_{OUT})}{(f_{SW} \times V_{IN}^2 \times V_{INPP})}$$

where:

 C_{IN} = Input capacitance (MLCC)

I_{MAX} = Maximum load current

V_{IN} = Input voltage

V_{OUT} = Output voltage

f_{SW} = Switching frequency (CCM)

V_{INPP} = Target peak-to-peak input voltage ripple

Table 4. Typical Boost, Filtering and Decoupling Capacitor Requirements

DESCRIPTION	VALUE	TYPE	PACKAGE	QTY
V _{CC} Capacitor	1μF/6.3V	X7R/125°C	0402/0603	1
Boost Capacitor	0.47 μF/6.3V	X7R/125°C	0402	1
V _{DDH} HF Capacitor (Note 1)	1μF/16V	X7R/125°C	0603	1
V _{DDH} HF Capacitor (Note 1)	0.1µF/16V	X7R/125°C	0402	1
V _{DDH} Bulk Capacitor (Note 2)	10μF/16V	X5R	0805/1206	2

Note 1: All V_{DDH} high-frequency capacitors must be placed in close proximity to the slave IC and on the same side of the PCB as the slave IC. Refer to Maxim's layout guideline for component placement requirements and recommendations.

Note 2: For operation below 10.8V, two 22µF bulk capacitors are recommended instead of two 10µF capacitors.

Integrated, Step-Down Switching Regulator With Selectable Applications Configurations

Because of discontinuous current drawn from the input supply, the power dissipation and ripple-current rating of input capacitors are more important than those of the output capacitors. Use Equation 24 to calculate the RMS current that the input capacitors must withstand. Multiple input caps can be placed in parallel to achieve the required total input RMS current rating.

Equation 24

$$I_{RMS_CIN} = \frac{I_{LOAD} \sqrt{V_{OUT} \left(V_{IN} - V_{OUT}\right)}}{V_{IN}}$$

where I_{I OAD} is the output DC load current.

With an equivalent series resistance of the bulk input capacitor bank (ESR_{CIN}), the total power dissipation in the input capacitors is given by Equation 25.

Equation 25

$$\mathsf{P}_{CIN} = \mathsf{I}_{RMS_CIN}^2 \times \mathsf{ESR}_{CIN}$$

Printed Circuit Board Layout

Careful PCB layout is critical to achieve low switching losses and clean, stable operation. The high current path requires particular attention. If possible, place all the power components on the top side of the board with their ground terminals flushed against one another. Follow these guidelines for good PCB layout:

- 1) Keep the power traces and load connections short. This is essential for high efficiency and stable operation. The use of thick copper PCBs (2oz vs. 1oz) can enhance full-load efficiency by 1% or more. Pay close attention to correct routing and PCB trace length reduction even by fraction of inches, where a single mΩ of excess trace resistance causes a measurable efficiency penalty. For maximum efficiency place the regulator, output inductor, and output capacitors as close as possible to the load. If this is not possible, keep the output capacitors close the load and output inductor close to the regulator.
- 2) Keep the high-current traces (VX, V_{DDH}, V_{CC} and BST) short and wide to minimize trace resistance and inductance. Traces connecting the input capacitors and V_{DDH} (power input node) on the IC require particular attention since they carry currents with the largest RMS values and fastest slew rates.


- 3) The input capacitors should be placed as close as possible to the input supply pins (V_{DDH} and V_{SS}). High-frequency filter capacitors (see <u>Table 4</u>) must be placed within 60 mils of V_{DDH}/V_{SS} pins. V_{CC} and BST decoupling capacitors (see <u>Table 4</u>) must be placed on the same side of the PCB board as the IC. There should be an uninterrupted ground plane located immediately underneath these high-frequency current paths, with the ground plane located no more than 8 mils below the top layer. By keeping the flow of this high frequency AC current localized to a tight loop at the regulator, electromagnetic interference (EMI) can be minimized.
- 4) Keep the sensitive analog signals away from high-speed switching nodes. The ground plane can be used to shield these sensitive signals and protect them from coupling of high-frequency noise. Voltage-sense lines should be routed differentially with Kelvin connections to the load points. For remote-sense applications where the load and regulator IC are separated by a significant distance or impedance, it is important to place the majority of the output capacitors directly at the load for system stability. In remote-sense applications, common-mode filtering is necessary to filter high-frequency noise in the sense lines.

The following layout recommendations should be used for optimal performance:

- It is essential to have a low-impedance and uninterrupted ground plane under the IC and extended out underneath the inductor and output capacitor bank.
- Multiple vias are recommended for all paths that carry high currents (i.e., GND, V_{DDH}, VX). Vias should be placed close to the IC to create the shortest possible current loops. Via placement must not obstruct the flow of currents or mirror currents in the ground plane.
- A single via in close proximity to the chip should be used to tie the top layer AGND trace to the secondlayer ground plane, it must not be connected to the top power-ground area.
- The feedback divider and compensation network should be close to the IC.

Gerber files with layout information and complete reference designs can be obtained by contacting a Maxim account representative.

Reference Schematic



Integrated, Step-Down Switching Regulator With Selectable Applications Configurations

Ordering Information

PART	TEMP RANGE (°C)	CURRENT LEVEL (A)	PIN-PACKAGE	SHIPPING METHOD	PACKAGE MARKING
MAX38801HCS+T	0 to +125	15	19-Ball WLCSP	2.5ku Tape and Reel	MAX38801

⁺Denotes a lead(Pb)-free/RoHS compliant package.

T = Tape and Reel.

Integrated, Step-Down Switching Regulator With Selectable Applications Configurations

Revision History

REVISION	REVISION	DESCRIPTION	PAGES
NUMBER	DATE		CHANGED
0	9/17	Initial release	_

For information on other Maxim Integrated products, visit Maxim Integrated's website at www.maximintegrated.com.

Maxim Integrated cannot assume responsibility for use of any circuitry other than circuitry entirely embodied in a Maxim Integrated product. No circuit patent licenses are implied. Maxim Integrated reserves the right to change the circuitry and specifications without notice at any time. The parametric values (min and max limits) shown in the Electrical Characteristics table are guaranteed. Other parametric values quoted in this data sheet are provided for guidance.